Your shopping cart is empty!
PDF Preview
International Electrotechnical Commission, 07/01/2021
Publisher: IEC
File Format: PDF
$256.00$512.00
Published:01/07/2021
Pages:1320
File Size:1 file , 16 MB
Note:This product is unavailable in Ukraine, Russia, Belarus
The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages.
Digital addressable lighting interface - Part 102: General requirements - Control gear CONSOLIDATED EDITION
$411.00 $822.00
Amendment 1 - Power systems management and associated information exchange - Data and communications security - Part 3: Communication network and system security - Profiles including TCP/IP
$25.00 $51.00
Optical fibres - Part 1-43: Measurement methods and test procedures - Numerical aperture measurement
$72.00 $145.00
Fibre optic interconnecting devices and passive components - Basic test and measurement procedures - Part 1: General and guidance
$91.00 $183.00
