• Your shopping cart is empty!

  • JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS

JEDEC Solid State Technology Association, 01/01/1970

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/01/1970

Pages:44

File Size:1 file , 1.4 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this bulletin is to recommend for use in the rating of semiconductor logic gating microcircuits which use the binary states to represent and process logic information. Both static and dynamic measurements are covered.

More JEDEC standard pdf

JEDEC JEP 155

JEDEC JEP 155

RECOMMENDED ESD TARGET LEVELS FOR HBM/MM QUALIFICATION

$45.00 $91.00

JEDEC JESD15-3

JEDEC JESD15-3

TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE

$31.00 $62.00

JEDEC JESD51-31

JEDEC JESD51-31

THERMAL TEST ENVIRONMENT MODIFICATIONS FOR MULTICHIP PACKAGES

$29.00 $59.00

JEDEC JESD 82-28A

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)

$81.00 $163.00