• JEDEC JEP116

JEDEC JEP116

CMOS SEMICUSTOM DESIGN GUIDELINES

JEDEC Solid State Technology Association, 11/01/1991

Publisher: JEDEC

File Format: PDF

$70.00$141.00


Published:01/11/1991

Pages:86

File Size:1 file , 3.4 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The design of ASIC circuits is becoming a significant part of system or product design, yet many problems continue to exist in current design practice. The guidelines in this document provide an explanation of common ASIC design problems and concerns and where possible offer solutions.

More JEDEC standard pdf

JEDEC JESD82-18A

JEDEC JESD82-18A

STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERSFOR REGISTERED DDR2 DIMM APPLICATIONS

$31.00 $62.00

JEDEC JESD206

JEDEC JESD206

FBDIMM Architecture and Protocol

$95.00 $191.00

JEDEC JESD51-2A

JEDEC JESD51-2A

INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)

$31.00 $62.00

JEDEC JESD8-19

JEDEC JESD8-19

POD18 - 1.8 V Pseudo Open Drain I/O

$27.00 $54.00