JEDEC JEP131C

Potential Failure Mode and Effects Analysis (FMEA)

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/08/2018

Pages:28

File Size:1 file , 310 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

JEDEC JEP131C applies to electronic components and subassemblies product and or process development, manufacturing processes and the associated performance requirements in customer applications. These areas should include, but are not limited to: package design, chip design, process development, assembly, fabrication, manufacturing, materials, quality, service, and suppliers, as well as the process requirements needed for the next assembly.

More JEDEC standard pdf

JEDEC JEP144

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES

$37.00 $74.00

JEDEC JESD82-5

STANDARD FOR DESCRIPTION OF A 3.3 V, ZERO DELAY CLOCK DISTRIBUTION DEVICE COMPLIANT WITH THE JESD21-C PC133 REGISTERED DIMM SPECIFICATION

$27.00 $54.00

JEDEC JESD73-4

STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH

$25.00 $51.00

JEDEC JESD 8-9B

ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002

$36.00 $72.00