• Your shopping cart is empty!

  • JEDEC JEP149

JEDEC JEP149

APPLICATION THERMAL DERATING METHODOLOGIES

JEDEC Solid State Technology Association, 11/01/2004

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/11/2004

Pages:17

File Size:1 file , 87 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication applies to the application of integrated circuits and their associated packages in end use designs. It summarizes the methodology of thermal derating and the suitability of such methodologies.

More JEDEC standard pdf

JEDEC JESD218A

JEDEC JESD218A

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD

$38.00 $76.00

JEDEC JESD47H

JEDEC JESD47H

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$33.00 $67.00

JEDEC JESD 82-29A

JEDEC JESD 82-29A

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$58.00 $116.00

JEDEC JESD22-A108D

JEDEC JESD22-A108D

TEMPERATURE, BIAS, AND OPERATING LIFE

$27.00 $54.00