JEDEC JEP156

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

JEDEC Solid State Technology Association, 03/01/2009

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/03/2009

Pages:24

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products.

More JEDEC standard pdf

JEDEC JESD230A

NAND Flash Interface Interoperability

$37.00 $74.00

JEDEC JESD230

NAND Flash Interface Interoperability

$37.00 $74.00

JEDEC JESD8-22A

HSUL_12 LPDDR2 and LPDDR3 I/O with Optional ODT

$39.00 $78.00

JEDEC JESD31D.01

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$33.00 $67.00