JEDEC JEP174

UNDERSTANDING ELECTRICAL OVERSTRESS - EOS

JEDEC Solid State Technology Association, 09/01/2016

Publisher: JEDEC

File Format: PDF

$104.00$208.00


Published:01/09/2016

Pages:174

File Size:1 file , 4.3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this white paper will be to introduce a new perspective about EOS to the electronics industry. As failures exhibiting EOS damage are commonly experienced in the industry, and these severe overstress events are a factor in the damage of many products, the intent of the white paper is to clarify what EOS really is and how it can be mitigated once it is properly comprehended.

More JEDEC standard pdf

JEDEC JESD59

JEDEC JESD59

BOND WIRE MODELING STANDARD

$28.00 $56.00

JEDEC EIA 670

JEDEC EIA 670

QUALITY SYSTEM ASSESSMENT (SUPERSEDES JESD39-A)

$40.00 $80.00

JEDEC JESD51-4

JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)

$28.00 $56.00

JEDEC JESD57

JEDEC JESD57

TEST PROCEDURE FOR THE MANAGEMENT OF SINGLE-EVENT EFFECTS IN SEMICONDUCTOR DEVICES FROM HEAVY ION IRRADIATION

$43.00 $87.00