• JEDEC JESD 22-A121A (R2014)

JEDEC JESD 22-A121A (R2014)

MEASURING WHISKER GROWTH ON TIN AND TIN ALLOY SURFACE FINISHES

JEDEC Solid State Technology Association, 07/01/2008

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/07/2008

Pages:31

File Size:1 file , 930 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The predominant terminal finishes on electronic components have been Sn-Pb alloys. As the industry moves toward Pb-free components and assembly processes, the predominant terminal finish materials will be pure Sn and alloys of Sn, including Sn-Bi and Sn-Ag. Pure Sn and Sn-based alloy electrodeposits and solder-dipped finishes may grow tin whiskers, which could electrically short across component terminals or break off the component and degrade the performance of electrical or mechanical parts.

More JEDEC standard pdf

JEDEC JESD61A.01

JEDEC JESD61A.01

ISOTHERMAL ELECTROMIGRATION TEST PROCEDURE

$43.00 $87.00

JEDEC JESD89-2A

JEDEC JESD89-2A

TEST METHOD FOR ALPHA SOURCE ACCELERATED SOFT ERROR RATE

$30.00 $60.00

JEDEC JESD8-12A.01

JEDEC JESD8-12A.01

1.2 V +/- 0.1 V (NORMAL RANGE) AND 0.8 - 1.3 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS

$26.00 $53.00

JEDEC JESD 8-11A.01

JEDEC JESD 8-11A.01

ADDENDUM No. 11A.01 to JESD8 - 1.5 V +/- 0.1 V (NORMAL RANGE) AND 0.9 - 1.6 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS

$26.00 $53.00