JEDEC JESD 24-9 (R2002)

ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD

JEDEC Solid State Technology Association, 08/01/1992

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Published:01/08/1992

Pages:10

File Size:1 file , 130 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Test method to determine how long a device can survive a short circuit condition with a given drive level.

DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100, PC2700 AND PC3200 DDR DIMM APPLICATIONS

$29.00 $59.00

GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION

$31.00 $62.00

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SURFACE-MOUNT COMPONENTS

$30.00 $60.00

PROCESS FAILURE MODE AND EFFECTS ANALYSIS (FMEA)

$36.00 $72.00