• Your shopping cart is empty!

  • JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2010

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/04/2010

Pages:26

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC J-STD-033C

JEDEC J-STD-033C

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFACE-MOUNT DEVICES

$37.00 $74.00

JEDEC JESD229

JEDEC JESD229

Wide I/O Single Data Rate (Wide I/O SDR)

$58.00 $116.00

JEDEC JESD46D

JEDEC JESD46D

CUSTOMER NOTIFICATION OF PRODUCT/PROCESS CHANGES BY SEMICONDUCTOR SUPPLIERS

$26.00 $53.00

JEDEC JEP144A

JEDEC JEP144A

GUIDELINE FOR RESIDUAL GAS ANALYSIS (RGA) FOR MICROELECTRONIC PACKAGES

$28.00 $57.00