• JEDEC JESD 82-24

JEDEC JESD 82-24

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/05/2007

Pages:29

File Size:1 file , 220 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865 but specifies tighter timing characteristics and a higher application frequency of up to 410MHz.

More JEDEC standard pdf

JEDEC JESD73-2

JEDEC JESD73-2

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES WITH INTEGRATED CHARGE PUMPS

$25.00 $51.00

JEDEC JESD75-2

JEDEC JESD75-2

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16-BIT LOGIC FUNCTIONS

$24.00 $48.00

JEDEC JESD87

JEDEC JESD87

STANDARD TEST STRUCTURE FOR RELIABILITY ASSESSMENT OF AlCu METALLIZATIONS WITH BARRIER MATERIALS

$27.00 $54.00

JEDEC JESD85

JEDEC JESD85

METHODS FOR CALCULATING FAILURE RATES IN UNITS OF FITS

$36.00 $72.00