JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC

JEDEC Solid State Technology Association, 01/01/1993

Publisher: JEDEC

File Format: PDF

$40.00$80.00

Description

Published:01/01/1993

Pages:44

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. The standard covers specifications for description of '54/74FCTXXXX' series fast CMOS TTL compatible devices.

More JEDEC standard pdf

JEDEC JESD 471 (R2009)

SYMBOL AND LABEL FOR ELECTROSTATIC SENSITIVE DEVICES

$24.00 $48.00

JEDEC JESD82-6A.01

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

$121.00 $242.67

JEDEC JESD46D

CUSTOMER NOTIFICATION OF PRODUCT/PROCESS CHANGES BY ELECTRONIC PRODUCT SUPPLIERS

$27.00 $54.00

Errata to 2022 California Building Code, Title 24, Part 2 (Volumes 1 & 2)

$115.00 $231.95