• JEDEC JESD22-B113

JEDEC JESD22-B113

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 03/01/2006

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/03/2006

Pages:21

File Size:1 file , 250 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD 9-A

JEDEC JESD 9-A

METAL PACKAGE SPECIFICATION FOR MICROELECTRONIC PACKAGES AND COVERS

$45.00 $91.00

JEDEC JESD 12-4

JEDEC JESD 12-4

ADDENDUM No. 4 to JESD12 - METHOD OF SPECIFICATION OF PERFORMANCE PARAMETERS FOR CMOS SEMICUSTOM INTEGRATED CIRCUITS

$30.00 $60.00

JEDEC JESD 321-C (R2009)

JEDEC JESD 321-C (R2009)

NUMBERING OF LIKE-NAMED TERMINAL FUNCTIONS IN SEMICONDUCTOR DEVICES AND DESIGNATION OF UNITS IN MULTIPLE-UNIT SEMICONDUCTOR DEVICES

$26.00 $53.00

JEDEC JESD14 (R2002)

JEDEC JESD14 (R2002)

SEMICONDUCTOR POWER CONTROL MODULES

$29.00 $59.00