• Your shopping cart is empty!

  • JEDEC JESD24-12

JEDEC JESD24-12

THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)

JEDEC Solid State Technology Association, 06/01/2004

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/06/2004

File Size:1 file , 470 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test method is to measure the thermal impedance of the IGBT (Insulated Gate Bipolar Transistor) under the specified conditions of applied voltage, current and pulse duration. The temperature sensitivity of the collector-emitter on voltage, VCE(on), is used as the junction temperature indicator. This is an alternative method to JEDEC Standard No. 24-6.

More JEDEC standard pdf

JEDEC JES 2

JEDEC JES 2

TRANSISTOR, GALLIUM ARSENIDE POWER FET, GENERIC SPECIFICATION

$45.00 $91.00

JEDEC JESD 24-2 (R2002)

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

$26.00 $53.00

JEDEC JESD 12-6

JEDEC JESD 12-6

ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS

$27.00 $54.00

JEDEC JESD 24-4 (R2002)

JEDEC JESD 24-4 (R2002)

ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTER VOLTAGE METHOD)

$28.00 $56.00