JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2011

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/04/2011

Pages:28

File Size:1 file , 260 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD659C

FAILURE-MECHANISM-DRIVEN RELIABILITY MONITORING

$28.00 $56.00

JEDEC JESD213A

STANDARD TEST METHOD UTILIZING X-RAY FLUORESCENCE (XRF) FOR ANALYZING COMPONENT FINISHES AND SOLDER ALLOYS TO DETERMINE TIN (Sn) - LEAD (Pb) CONTENT

$30.00 $60.00

JEDEC JESD210A

AVALANCHE BREAKDOWN DIODE (ABD) TRANSIENT VOLTAGE SUPPRESSORS

$40.00 $80.00

JEDEC JESD209-4-1

Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4 (LPDDR4)

$40.00 $80.00