• Your shopping cart is empty!

  • JEDEC JESD47I

JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2011

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/04/2011

Pages:28

File Size:1 file , 260 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JEP130C

JEDEC JEP130C

Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing (Tubes, Trays, and Tape and Reel)

$124.00 $248.40

JEDEC /ESDA JTR002-01-22

JEDEC /ESDA JTR002-01-22

Charged Device Model Testing of Integrated Circuits

$145.00 $291.54

JEDEC /ESDA JS-002-2022

JEDEC /ESDA JS-002-2022

For Electrostatic Discharge Sensitivity Testing Charged Device Model (CDM) Device Level

$146.00 $292.43

JEDEC JESD238A

JEDEC JESD238A

High Bandwidth Memory DRAM (HBM3)

$147.00 $295.25