JEDEC JESD47K

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$38.00$76.00

Description

Published:01/08/2018

Pages:34

File Size:1 file , 660 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD22-B100B (R2016)

PHYSICAL DIMENSION

$24.00 $48.00

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY

$30.00 $60.00

JEDEC JEP104C.01

REFERENCE GUIDE TO LETTER SYMBOLS FOR SEMICONDUCTOR DEVICES

$58.00 $116.00