• Your shopping cart is empty!

  • JEDEC JESD52

JEDEC JESD52

STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 11/01/1995

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/11/1995

Pages:15

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes dc interface specifications and test environment for these devices that operate with 2.7 V to 3.6 V power supplies. The goal is to provide a consistent set of dc specifications for reference by logic suppliers and users alike.

More JEDEC standard pdf

JEDEC JESD82-4B

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD 22-B105C (R2006)

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY

$30.00 $60.00

JEDEC JEP104C.01

JEDEC JEP104C.01

REFERENCE GUIDE TO LETTER SYMBOLS FOR SEMICONDUCTOR DEVICES

$58.00 $116.00

JEDEC JEP145

JEDEC JEP145

GUIDELINE FOR ASSESSING THE CURRENT-CARRYING CAPABILITY OF THE LEADS IN A POWER PACKAGE SYSTEM

$26.00 $53.00