JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

JEDEC Solid State Technology Association, 08/01/1999

Publisher: JEDEC

File Format: PDF

$43.00$87.00

Description

Published:01/08/1999

Pages:48

File Size:1 file , 400 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

More JEDEC standard pdf

JEDEC JESD 24-4 (R2002)

ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTER VOLTAGE METHOD)

$28.00 $56.00

JEDEC JESD 24-3

ADDENDUM No. 3 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETS (DELTA SOURCE-DRAIN VOLTAGE METHOD)

$29.00 $59.00

JEDEC JESD20

STANDARD FOR DESCRIPTION OF 54/74ACXXXXX AND 54/74ACTXXXXX ADVANCED HIGH-SPEED CMOS DEVICES

$95.00 $191.00

JEDEC JESD 24-5 (R2002)

ADDENDUM No. 5 to JESD24 - SINGLE PULSE UNCLAMPED INDUCTIVE SWITCHING (UIS) AVALANCHE TEST METHOD

$24.00 $48.00