JEDEC JESD8-30A

POD125 - 1.25 V Pseudo Open Drain I/O

JEDEC Solid State Technology Association, 06/01/2019

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/06/2019

Pages:20

File Size:1 file , 350 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the DC and AC single-ended (data) and differential (clock) operating conditions, I/O impedances, and the termination and calibration scheme for 1.25 V Pseudo Open Drain I/Os. The 1.25 V Pseudo Open Drain interface, also known as POD125, is primarily used to communicate with GDDR6 SGRAM devices.

More JEDEC standard pdf

JEDEC JS-001-2023

JEDEC JS-001-2023

ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing - Human Body Modal (HBM) - Component Level

$101.00 $202.34

JEDEC JESD 82-22.01

JEDEC JESD 82-22.01

INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES

$23.00 $46.00

JEDEC JESD82-24.01

JEDEC JESD82-24.01

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$147.00 $295.38

JEDEC JESD82-3B.01

JEDEC JESD82-3B.01

DEFINITION OF THE SSTV16857 2.5 V, 14-BIT SSTL_2 REGISTERED BUFFER FOR DDR DIMM APPLICATIONS

$121.00 $242.39