• Your shopping cart is empty!

  • JEDEC JESD8-33

JEDEC JESD8-33

.05 Low Voltage Swing Terminated Logic (LVSTL05)

JEDEC Solid State Technology Association, 06/01/2019

Publisher: JEDEC

File Format: PDF

$100.00$201.16


Published:01/06/2019

Pages:10

File Size:1 file , 130 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits. Item 159.03

More JEDEC standard pdf

JEDEC JEP156A

JEDEC JEP156A

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

$33.00 $67.00

JEDEC JESD72A (R2023)

JEDEC JESD72A (R2023)

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS

$100.00 $201.54

JEDEC JS709C

JEDEC JS709C

Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products

$30.00 $60.00

JEDEC JESD8-21B

JEDEC JESD8-21B

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O

$33.00 $67.00