• JEDEC JESD80

JEDEC JESD80

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 11/01/1999

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/11/1999

Pages:8

File Size:1 file , 69 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide a standard for 2.5 V nominal supply-voltage CMOS logic devices, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This standard defines dc interface parameters and test loading for CMOS digital logic family based on 2.5 V (nominal) power supply levels at 2.5 V input tolerance.

More JEDEC standard pdf

JEDEC JESD50B.01

JEDEC JESD50B.01

SPECIAL REQUIREMENTS FOR MAVERICK PRODUCT ELIMINATION AND OUTLIER MANAGEMENT

$29.00 $59.00

JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST

$36.00 $72.00

JEDEC JEP 148A

JEDEC JEP 148A

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

$39.00 $78.00

JEDEC JESD22-A114F

JEDEC JESD22-A114F

ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING HUMAN BODY MODEL (HBM)

$31.00 $62.00