JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 07/01/2000

Publisher: JEDEC

File Format: PDF

$29.00$59.00

Description

Published:01/07/2000

Pages:18

File Size:1 file , 210 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.

More JEDEC standard pdf

JEDEC JESD73

DESCRIPTION OF 5 V BUS SWITCH WITH TTL-COMPATIBLE CONTROL INPUTS

$25.00 $51.00

JEDEC JEP113-B

SYMBOL AND LABELS FOR MOISTURE-SENSITIVE DEVICES

$108.00 $216.07

JEDEC J-STD-035

JOINT IPC/JEDEC STANDARD FOR ACOUSTIC MICROSCOPY FOR NONHERMETRIC ENCAPSULATED ELECTRONIC COMPONENTS

$17.00 $35.00

JEDEC JESD51-6

INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - FORCED CONVECTION (MOVING AIR)

$24.00 $48.00