• JEDEC JESD82-11

JEDEC JESD82-11

DEFINITION OF 'CU878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

JEDEC Solid State Technology Association, 09/01/2004

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/09/2004

Pages:20

File Size:1 file , 200 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a ¿¿CU878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a ¿¿CU878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD51-4

JEDEC JESD51-4

THERMAL TEST CHIP GUIDELINE (WIRE BOND TYPE CHIP)

$28.00 $56.00

JEDEC JESD57

JEDEC JESD57

TEST PROCEDURE FOR THE MANAGEMENT OF SINGLE-EVENT EFFECTS IN SEMICONDUCTOR DEVICES FROM HEAVY ION IRRADIATION

$43.00 $87.00

JEDEC JESD 24-11 (R2002)

JEDEC JESD 24-11 (R2002)

ADDENDUM No. 11 to JESD24 - POWER MOSFET EQUIVALENT SERIES GATE RESISTANCE TEST METHOD

$24.00 $48.00

JEDEC JEP128

JEDEC JEP128

GUIDE FOR STANDARD PROBE PAD SIZES AND LAYOUTS FOR WAFER LEVEL ELECTRICAL TESTING

$25.00 $51.00