JEDEC JESD82-17

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$37.00$74.00

Description

Published:01/11/2005

Pages:31

File Size:1 file , 530 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32S868 and SSTUA32D868 registered buffer with parity test for DDR2 RDIMM applications.

More JEDEC standard pdf

JEDEC JESD 12-3

ADDENDUM No. 3 to JESD12 - CMOS GATE ARRAY MACROCELL STANDARD

$29.00 $59.00

JEDEC JESD531 (R2002)

THERMAL RESISTANCE TEST METHOD FOR SIGNAL AND REGULATOR DIODES (FORWARD VOLTAGE, SWITCHING METHOD)

$29.00 $59.00

JEDEC JESD7-A

STANDARD FOR DESCRIPTION OF 54/74HCXXXX AND 54/74HCTXXXX HIGH SPEED CMOS DEVICES

$70.00 $141.00

JEDEC JESD 236-C (R2009)

COLOR CODING OF DISCRETE SEMICONDUCTOR DEVICES

$25.00 $51.00