JEDEC JESD82-19A

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/05/2007

Pages:29

File Size:1 file , 180 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32S865 and SSTUA32D865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications.

More JEDEC standard pdf

JEDEC JESD 22-A115B

ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING MACHINE MODEL (MM)

$27.00 $54.00

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS

$43.00 $87.00

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD

$58.00 $116.00

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID MICROCIRCUITS

$39.00 $78.00