Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 01/01/2023
Publisher: JEDEC
File Format: PDF
$132.00$265.05
Published:01/01/2023
Pages:200
File Size:1 file , 2 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This document is a core specification for a Fully Buffered DIMM (FBD) memory system. This document, along with the other core specifications, must be treated as a whole. Information critical to a Advanced Memory Buffer design appears in the other specifications, with specific cross-references provided.
ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS
$26.00 $53.00
POWER MOSFET ELECTRICAL DOSE RATE TEST METHOD
Solid State Devices, Testing Quality and Reliability - Test Method A100: Cycled Temperature Humidity Bias Life Test
$111.00 $223.64
ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES
$70.00 $141.00
