JEDEC JESD82-3B

DEFINITION OF THE SSTV16857 2.5 V, 14-BIT SSTL_2 REGISTERED BUFFER FOR DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 11/01/2004

Publisher: JEDEC

File Format: PDF

$29.00$59.00

Description

Published:01/11/2004

Pages:18

File Size:1 file , 100 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTV16857 14-bit SSTL_2 registered buffer for DDR DIMM applications.The purpose is to provide a standard for the SSTV16857 logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD22-A104D

TEMPERATURE CYCLING

$29.00 $59.00

JEDEC JESD22-A101C

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JESD 209A-1

Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O

$26.00 $53.00

JEDEC JESD82-20A

FBDIMM: ADVANCED MEMORY BUFFER (AMB)

$114.00 $228.00