• Your shopping cart is empty!

  • JEDEC JEB 15

JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

JEDEC Solid State Technology Association, 11/01/1969

Publisher: JEDEC

File Format: PDF

$70.00$141.00


Published:01/11/1969

Pages:97

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.

More JEDEC standard pdf

JEDEC JESD69B

JEDEC JESD69B

INFORMATION REQUIREMENTS FOR THE QUALIFICATION OF SILICON DEVICES

$27.00 $54.00

JEDEC JEP114.01

JEDEC JEP114.01

GUIDELINES FOR PARTICLE IMPACT NOISE DETECTION (PIND) TESTING, OPERATOR TRAINING, AND CERTIFICATION

$39.00 $78.00

JEDEC JESD22-A100C

JEDEC JESD22-A100C

CYCLED TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JESD22-B102E

JEDEC JESD22-B102E

SOLDERABILITY

$33.00 $67.00