• Your shopping cart is empty!

  • JEDEC JEP119A

JEDEC JEP119A

A PROCEDURE FOR EXECUTING SWEAT

JEDEC Solid State Technology Association, 08/01/2003

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/08/2003

Pages:32

File Size:1 file , 270 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.

More JEDEC standard pdf

JEDEC JESD22-B109A

JEDEC JESD22-B109A

FLIP CHIP TENSILE PULL

$28.00 $56.00

JEDEC JESD50B.01

JEDEC JESD50B.01

SPECIAL REQUIREMENTS FOR MAVERICK PRODUCT ELIMINATION AND OUTLIER MANAGEMENT

$29.00 $59.00

JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST

$36.00 $72.00

JEDEC JEP 148A

JEDEC JEP 148A

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

$39.00 $78.00