• Your shopping cart is empty!

  • JEDEC JESD22-B109A

JEDEC JESD22-B109A

FLIP CHIP TENSILE PULL

JEDEC Solid State Technology Association, 01/01/2009

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/01/2009

Pages:16

File Size:1 file , 67 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Flip Chip Tensile Pull Test Method is performed to determine the fracture mode and strength of the solder bump interconnection between the flip chip die and the substrate. It should be used to assess the consistency of the chip join process. This test method is a destructive test,

More JEDEC standard pdf

JEDEC JESD22-A103D

JEDEC JESD22-A103D

HIGH TEMPERATURE STORAGE LIFE

$25.00 $51.00

JEDEC JESD 209-2D

JEDEC JESD 209-2D

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)

$152.00 $305.00

JEDEC JESD51-32

JEDEC JESD51-32

THERMAL TEST BOARD STANDARDS TO ACCOMMODATE MULTI-CHIP PACKAGES

$25.00 $51.00

JEDEC JESD51-14

JEDEC JESD51-14

INTERFACE TEST METHOD FOR THE MEASUREMENT OF THE THERMAL RESISTANCE JUNCTION-TO-CASE OF SEMICONDUCTOR DEVICES WITH HEAT FLOW TROUGH A SINGLE PATH

$40.00 $80.00