• Your shopping cart is empty!

  • JEDEC JEP143C

JEDEC JEP143C

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES

JEDEC Solid State Technology Association, 07/01/2012

Publisher: JEDEC

File Format: PDF

$38.00$76.00


Published:01/07/2012

File Size:1 file , 340 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this publication is to provide an overview of some of the most commonly used systems and test methods historically performed by manufacturers to assess and qualify the reliability of solid state products. The appropriate references to existing and proposed JEDEC (or EIA) standards and publications are cited. This document is also intended to provide an educational background and overview of some of the technical and economic factors associated with assessing and qualifying microcircuit reliability.

More JEDEC standard pdf

JEDEC JEP136

JEDEC JEP136

SIGNATURE ANALYSIS

$29.00 $59.00

JEDEC JESD70

JEDEC JESD70

2.5 V BiCMOS LOGIC DEVICE FAMILY SPECIFICATION WITH 5 V TOLERANT INPUTS AND OUTPUTS

$26.00 $53.00

JEDEC JESD71

JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

$43.00 $87.00

JEDEC JESD73

JEDEC JESD73

DESCRIPTION OF 5 V BUS SWITCH WITH TTL-COMPATIBLE CONTROL INPUTS

$25.00 $51.00