• JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

JEDEC Solid State Technology Association, 01/01/2014

Publisher: JEDEC

File Format: PDF

$39.00$78.00


Published:01/01/2014

Pages:38

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

More JEDEC standard pdf

JEDEC JESD75-4

JEDEC JESD75-4

BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

$26.00 $53.00

JEDEC JESD64-A

JEDEC JESD64-A

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS

$25.00 $51.00

JEDEC JESD82

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD51-10

JEDEC JESD51-10

TEST BOARDS FOR THROUGH-HOLE PERIMETER LEADED PACKAGE THERMAL MEASUREMENTS

$28.00 $56.00