• Your shopping cart is empty!

  • JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

JEDEC Solid State Technology Association, 11/01/2009

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/11/2009

Pages:23

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.

More JEDEC standard pdf

JEDEC JESD16B

JEDEC JESD16B

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)

$39.00 $78.00

JEDEC JESD245B.01

JEDEC JESD245B.01

Byte Addressable Energy Backed Interface

$95.00 $191.00

JEDEC JESD8-30

JEDEC JESD8-30

POD125 - 1.25 V PSEUDO OPEN DRAIN I/O

$30.00 $60.00

JEDEC JESD47J.01

JEDEC JESD47J.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$37.00 $74.00