JEDEC JEP164

System Level ESD Part III: Review of ESD Testing and Impact on System-Efficient ESD Design (SEED)

JEDEC Solid State Technology Association, 10/01/2022

Publisher: JEDEC

File Format: PDF

$126.00$253.01


Published:01/10/2022

Pages:144

File Size:1 file , 8.1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This white paper presents the recent knowledge of system ESD field events and air discharge testing methods. Testing experience with the IEC 61000-4-2 (2008) and the ISO 10605 ESD standards has shown a range of differing interpretations of the test method and its scope. This often results in misapplication of the test method and a high test result uncertainty. This white paper aims to explain the problems observed and to suggest improvements to the ESD test standard and to enable a correlation with a SEED IC/PCB co-design methodology.

More JEDEC standard pdf

JEDEC JESD99B

JEDEC JESD99B

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROELECTRONIC DEVICES

$81.00 $163.00

JEDEC JESD82-19A

JEDEC JESD82-19A

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$36.00 $72.00

JEDEC JESD8-3A

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 82-27

JEDEC JESD 82-27

DEFINITION OF THE SSTUB32869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$38.00 $76.00