Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 03/01/2023
Publisher: JEDEC
File Format: PDF
$115.00$231.41
Published:01/03/2023
Pages:18
File Size:1 file , 380 KB
Note:This product is unavailable in Russia, Belarus
This standard defines the specifications of interface parameters, signaling protocols, environmental requirements, packaging, and other features as reference for specific target implementations of CXL™-attached memory modules. The purpose is to provide certain reference base targets for CXL™-attached memory modules to enable system design simplification, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
STANDARD FOR DESCRIPTION OF 3867 - 2.5 V, SINGLE 10-BIT, 2-PORT, DDR FET SWITCH
$25.00 $51.00
SCALABLE LOW-VOLTAGE SIGNALING FOR 400 MV (SLVS-400)
$26.00 $53.00
BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE
$24.00 $48.00
ADDENDUM No. 6 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS
$23.00 $47.00
