JEDEC JESD75-1

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE

JEDEC Solid State Technology Association, 10/01/2001

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/10/2001

Pages:8

File Size:1 file , 57 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard establishes a 54 Ball Grid Array pinout for 16, 18 and 20-bit standard logic devices that are currently being produced in 48 and 56 Pin SSOP and TSSOP packages. The 54 Ball Grid Array Package is organized as a 6 x 9 array with balls on a .8mm x .8mm grid pitch.

More JEDEC standard pdf

JEDEC JESD51-1

INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD - ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE)

$39.00 $78.00

JEDEC JESD38

STANDARD FOR FAILURE ANALYSIS REPORT FORMAT

$27.00 $54.00

JEDEC JESD52

STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES

$28.00 $56.00

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS

$31.00 $62.00