• JEDEC JESD 35-2

JEDEC JESD 35-2

ADDENDUM No. 2 to JESD35 - TEST CRITERIA FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS

JEDEC Solid State Technology Association, 02/01/1996

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/02/1996

Pages:13

File Size:1 file , 280 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This addendum includes test criteria to supplement JESD35. JESD35 describes procedures developed for estimating the overall integrity of thin oxides in the MOS Integrated Circuit manufacturing industry. Two test procedures are included in JESD35: a Voltage-Ramp (V-Ramp) and a Current-Ramp (J-Ramp). As JESD35 became implemented into production facilities on a variety of test structures and oxide attributes, a need arose to clarify end point determination and point out some of the obstacles that could be overcome by careful characterization of the equipment and test structures.

More JEDEC standard pdf

JEDEC JESD22-B117A

JEDEC JESD22-B117A

SOLDER BALL SHEAR

$28.00 $56.00

JEDEC JESD89A

JEDEC JESD89A

MEASUREMENT AND REPORTING OF ALPHA PARTICLE AND TERRESTRIAL COSMIC RAY INDUCED SOFT ERRORS IN SEMICONDUCTOR DEVICES

$70.00 $141.00

JEDEC JESD82-14A

JEDEC JESD82-14A

DEFINITION OF THE SSTUB32868 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$37.00 $74.00

JEDEC JESD8-7A

JEDEC JESD8-7A

ADDENDUM No. 7 to JESD8 - 1.8 V + -0.15 V (NORMAL RANGE), AND 1.2 V - 1.95 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

$27.00 $54.00