JEDEC JESD 82-25.01

DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 12/30/2022

Publisher: JEDEC

File Format: PDF

$113.00$228.00


Published:30/12/2022

Pages:46

File Size:1 file , 1.3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUB32866 registered buffer with parity test for DDR2 RDIMM applications.

The purpose is to provide a standard for the SSTUB32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

NOTE The designation SSTUB32866 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

More JEDEC standard pdf

JEDEC JESD82-31A.01

JEDEC JESD82-31A.01

DDR4 Registering Clock Driver Definition (DDR4RCD02)

$110.00 $221.38

JEDEC JESD312

JEDEC JESD312

Automotive Solid State Drive (SSD) Device Standard

$143.00 $287.78

JEDEC J-STD-035A

JEDEC J-STD-035A

JOINT IPC/JEDEC STANDARD FOR ACOUSTIC MICROSCOPY FOR NONHERMETRIC ENCAPSULATED ELECTRONIC COMPONENTS

$119.00 $238.01

JEDEC J-STD-020F

JEDEC J-STD-020F

JOINT IPC/JEDEC STANDARD FOR Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)

$144.00 $289.56