• Your shopping cart is empty!

  • JEDEC JESD217

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/09/2010

Pages:44

File Size:1 file , 1.8 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides an overview of solder void types, outlines current metrologies and test methods used for pre-SMPT solder void characterization and potential limitations, and prescribes sampling strategy for data collection, and tolerance guidelines for corrective measures.

More JEDEC standard pdf

JEDEC JESD82-17.01

JEDEC JESD82-17.01

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS

$103.00 $207.59

JEDEC JESD15-1.01

JEDEC JESD15-1.01

COMPACT THERMAL MODEL OVERVIEW

$114.00 $229.40

JEDEC JS-001-2023

JEDEC JS-001-2023

ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing - Human Body Modal (HBM) - Component Level

$101.00 $202.34

JEDEC JESD 82-22.01

JEDEC JESD 82-22.01

INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES

$23.00 $46.00