JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/08/2018

Pages:26

File Size:1 file , 390 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of surface mount electronic components in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of surface mounted components while duplicating the failure modes normally observed during product level test. This is not a component qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

More JEDEC standard pdf

JEDEC JESD75-1

JEDEC JESD75-1

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 16, 18, AND 20-BIT LOGIC FUNCTIONS USING A 54 BALL PACKAGE

$24.00 $48.00

JEDEC JESD 24-6 (R2002)

JEDEC JESD 24-6 (R2002)

ADDENDUM No. 6 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS

$23.00 $47.00

JEDEC JESD28-1

JEDEC JESD28-1

N-CHANNEL MOSFET HOT CARRIER DATA ANALYSIS

$27.00 $54.00

JEDEC JESD73-1

JEDEC JESD73-1

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES

$25.00 $51.00