JEDEC JESD51-4A

Thermal Test Chip Guideline (Wire Bond Type Chip)

JEDEC Solid State Technology Association, 06/01/2019

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/06/2019

Pages:26

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this document is to provide a design guideline for thermal test chips used for integrated circuit (IC) and transistor package thermal characterization and investigations. The intent of this guideline is to minimize the differences in data gathered due to nonstandard test chips and to provide a well-defined reference for thermal investigations.

More JEDEC standard pdf

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

$31.00 $62.00

JEDEC JESD92

PROCEDURE FOR CHARACTERIZING TIME-DEPENDENT DIELECTRIC BREAKDOWN OF ULTRA-THIN GATE DIELECTRICS

$37.00 $74.00

JEDEC JEP119A

A PROCEDURE FOR EXECUTING SWEAT

$37.00 $74.00

JEDEC JESD91-A (R2011)

METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS

$30.00 $60.00