• JEDEC JESD8-16A

JEDEC JESD8-16A

BUS INTERCONNECT LOGIC (BIC) FOR 1.2 V

JEDEC Solid State Technology Association, 11/01/2004

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/11/2004

Pages:25

File Size:1 file , 130 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the electrical parameters for high-speed interfaces for use in the 1.2V electrical environment. Included in the standard are a single ended signaling interface suitable for parallel busses, and a differential signaling interface suitable for clock applications or parallel differential buses. JEDEC BIC Standard JESD8-16A continues the tradition of the JESD8-xx standards, defining electrical interfaces for the industry as new technologies and bus requirements develop. Previously, JEDEC defined standard JESD8-6, the HSTL standard, for use in 1.5V electrical environments. BIC is similar to HSTL, except the power supply voltage has dropped from 1.5V to 1.2V, and interface requirements are tightened to allow much higher speeds.

More JEDEC standard pdf

JEDEC JESD 82-25

JEDEC JESD 82-25

DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$40.00 $80.00

JEDEC JESD 82-26

JEDEC JESD 82-26

DEFINITION OF THE SSTUB32868 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS

$37.00 $74.00

JEDEC JESD 82-24

JEDEC JESD 82-24

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$36.00 $72.00

JEDEC JESD82-9B

JEDEC JESD82-9B

DEFINITION OF SSTU32865 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS

$33.00 $67.00