JEDEC JESD8-29

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

JEDEC Solid State Technology Association, 12/01/2016

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/12/2016

Pages:14

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits with 0.6V supply. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits.

The purpose of this standard is to provide a standard of specification for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. Class 1 describes low VOH (Nominal VOH = VDDQ*0.5) level terminated electrical characteristics. Class 2 describes high VOH (Nominal VOH = VDDQ*0.6) level terminated electrical characteristics.

More JEDEC standard pdf

JEDEC JESD 22-B110A (R2009)

JEDEC JESD 22-B110A (R2009)

SUBASSEMBLY MECHANICAL SHOCK

$28.00 $56.00

JEDEC JESD82-7A

JEDEC JESD82-7A

DEFINITION OF THE SSTU32864 1.8-V CONFIGURABLE REGISTERED BUFFER FOR DDR2 RDIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD82-6A

JEDEC JESD82-6A

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD82-11

JEDEC JESD82-11

DEFINITION OF 'CU878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$30.00 $60.00