• Your shopping cart is empty!

  • JEDEC JESD8-8

JEDEC JESD8-8

ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/08/1996

Pages:18

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.

More JEDEC standard pdf

JEDEC JESD247

JEDEC JESD247

Multi-wire Multi-level I/O Standard

$33.00 $67.00

JEDEC JESD22-B115A.01

JEDEC JESD22-B115A.01

SOLDER BALL PULL

$33.00 $67.00

JEDEC JESD22-A122A

JEDEC JESD22-A122A

Power Cycling

$30.00 $60.00

JEDEC JESD218B.01

JEDEC JESD218B.01

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD

$38.00 $76.00