JEDEC JESD82-28A.01

Fully Buffered DIMM Design for Test, Design for Validation (DFx)

JEDEC Solid State Technology Association, 03/01/2023

Publisher: JEDEC

File Format: PDF

$126.00$253.65


Published:01/03/2023

Pages:106

File Size:1 file , 3.7 MB

Note:This product is unavailable in Russia, Belarus

Terminology update.  This FBDIMM DFx standard covers Design for Test, Design for Manufacturing, and Design for Validation (“DFx”) requirements and implementation guidelines for Fully Buffered DIMM technology.

More JEDEC standard pdf

JEDEC JESD22-A106B

JEDEC JESD22-A106B

THERMAL SHOCK

$25.00 $51.00

JEDEC JS 9702

JEDEC JS 9702

IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)

$30.00 $60.00

JEDEC JEP84A

JEDEC JEP84A

RECOMMENDED PRACTICE FOR MEASUREMENT OF TRANSISTOR LEAD TEMPERATURE

$24.00 $48.00

JEDEC JESD24-12

JEDEC JESD24-12

THERMAL IMPEDANCE MEASUREMENT FOR INSULATED GATE BIPOLAR TRANSISTORS - (Delta VCE(on) Method)

$28.00 $56.00