Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 02/01/2023
Publisher: JEDEC
File Format: PDF
$120.00$240.31
Published:01/02/2023
Pages:284
File Size:1 file , 6.1 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines specifications of DC interface parameters, switching parameters, and test loading for definition of the DDR5 Registering Clock Driver (RCD) with parity for driving address and control nets on DDR5 RDIMM and LRDIMM applications. The DDR5RCD02 Device ID is DID = 0x0052.
The terms ‘Registering Clock Driver’, ‘RCD’, ‘register’, or ‘device’ are used interchangeably to refer to this device in the remainder of this standard.
The purpose is to provide a standard for the DDR5RCD02 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation DDR5RCD02 refers to the part designation of a series of commercial logic parts common in the industry. This designation is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS
$26.00 $53.00
GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING
$27.00 $54.00
STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
$31.00 $62.00
DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS
$37.00 $74.00