• Your shopping cart is empty!

  • JEDEC JESD82-10A

JEDEC JESD82-10A

DEFINITION OF THE SSTU32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/05/2007

Pages:43

File Size:1 file , 440 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTU32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTU32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD8-29

JEDEC JESD8-29

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

$27.00 $54.00

JEDEC JESD79-4-1A

JEDEC JESD79-4-1A

Addendum No. 1 to JESD79-4, 3D Stacked DRAM Standard

$53.00 $106.00

JEDEC JESD22-A108E

JEDEC JESD22-A108E

TEMPERATURE, BIAS, AND OPERATING LIFE

$27.00 $54.00

JEDEC JESD209-4B

JEDEC JESD209-4B

Low Power Double Data Rate 4 (LPDDR4)

$152.00 $305.00